

COMPAL CONFIDENTIAL


MODEL NAME : Goliad MLK 12 UMA
PCB NO : LA-A971P
BOM P/N : 4319RJ31LXX
GPIO MAP: 3.3b

Goliad MLK 12" UMA
Broadwell U Processor

2013-12-23
REV : 0.3 (X01)

- @ : Nopop Component
- EMC@ : EMI, ESD and RF Component
- @EMC@ : EMI, ESD and RF Nopop Component
- CXDP@ : XDP Component
- CONN@ : Connector Component
- VPRO@ : Vpro Component
- NVPRO@ : Non-Vpro Component

Layout Dell logo




COPYRIGHT 2013
ALL RIGHT RESERVED
REV: X01
PWB: 89XM3
DATE: 1351-05

| MB PCB | |
|-------------|---|
| Part Number | Description |
| DAA00083000 | PCB 14A LA-A971P REV0 MB WITH DOCKING 2 |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Cover Sheet


LA-A971P

0.1

Date: Wednesday, March 19, 2014

Sheet 1 of 45

Goliad MLK 12 UMA Block Diagram



POWER STATES

| State \ Signal | SLP S3# | SLP S4# | SLP S5# | SLP A# | ALWAYS PLANE | M PLANE | SUS PLANE | RUN PLANE | CLOCKS |
|------------------------------|---------|---------|---------|--------|--------------|---------|-----------|-----------|--------|
| S0 (Full ON) / M0 | HIGH | HIGH | HIGH | HIGH | ON | ON | ON | ON | ON |
| S3 (Suspend to RAM) / M3 | LOW | HIGH | HIGH | HIGH | ON | ON | ON | OFF | OFF |
| S4 (Suspend to DISK) / M3 | LOW | LOW | HIGH | HIGH | ON | ON | OFF | OFF | OFF |
| S5 (SOFT OFF) / M3 | LOW | LOW | LOW | HIGH | ON | ON | OFF | OFF | OFF |
| S3 (Suspend to RAM) / M-OFF | LOW | HIGH | HIGH | LOW | ON | OFF | ON | OFF | OFF |
| S4 (Suspend to DISK) / M-OFF | LOW | LOW | HIGH | LOW | ON | OFF | OFF | OFF | OFF |
| S5 (SOFT OFF) / M-OFF | LOW | LOW | LOW | LOW | ON | OFF | OFF | OFF | OFF |

| PCIE | USB3.0 | SATA | DESTINATION |
|--------|----------|--------|---------------------------|
| | USB3.0 1 | | JUSB1-->Rear left |
| | USB3.0 2 | | JUSB3-->Right |
| PCIE 1 | USB3.0 3 | | MMI (CARD READER) |
| PCIE 2 | USB3.0 4 | | JUSB2-->Rear Right |
| PCIE 3 | | | LOM |
| PCIE 4 | | | WLAN - JNGFF1 |
| PCIE 5 | | | WiGig - JNGFF1 |
| PCIE 6 | | SATA 3 | HCA & SATA Cache - JNGFF2 |
| | | SATA 2 | SATA Cache - JNGFF2 |
| | | SATA 1 | JMINI3 |
| | | SATA 0 | JDOCK1 |

PM TABLE

| State \ power plane | +5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO | +3.3V_SUS +1.35V_MEM | +5V_RUN +3.3V_RUN +0.675V_DDR_VTT +1.05V_RUN +VCC_CORE | +3.3V_M +1.05V_M | +3.3V_M +1.05V_M (M-OFF) |
|------------------------|--|-------------------------|--|---------------------|--------------------------------|
| S0 | ON | ON | ON | ON | ON |
| S3 | ON | ON | OFF | ON | OFF |
| S5 S4/AC | ON | OFF | OFF | ON | OFF |
| S5 S4/AC doesn't exist | OFF | OFF | OFF | OFF | OFF |

| | USB PORT# | DESTINATION |
|---------|-----------|----------------|
| BDW ULT | 0 | JUSB1 or DOCK1 |
| | 1 | JUSB3 |
| | 2 | WLAN + BT |
| | 3 | JUSB2 or DOCK2 |
| | 4 | Touch Screen |
| | 5 | CAMERA |
| | 6 | USH |
| | 7 | WWAN |


| | | |
|-----|---|-----|
| USH | 0 | BIO |
| | 1 | NA |

DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




| | | |
|--------------------------|---------------------------|---------------|
| Compal Electronics, Inc. | | |
| Port assignment | | |
| Size | Document Number | Rev |
| | LA-A971P | 0.1 |
| Date | Wednesday, March 11, 2015 | Sheet 3 of 40 |




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.
Power rails
LA-A971P
Date: Wednesday, March 19, 2014 Sheet 4 of 40



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


SMbus Block diagram

LA-A971P

Date: Wednesday, March 19, 2014 Sheet 5 of 40

UMA SATA port

| SATA0 | SATA1 | PCB | SATA2/PCIE6 L1 | SATA3/PCIE6 L0 | |
|--------|-------|-----------|---|-------------------------------|--|
| E-Dock | mSATA | G12 UMA | M2 3042 2nd PCIe Lane for PCIe Cache | M2 3042 (HCA & SATA-Cache) | contact to WWAN |
| NA | mSATA | G12 Entry | NA | NA | |
| E-Dock | mSATA | G14 DSC | M2 3042 SATA-Cache(no HCA) | M2 3030 WIGIG | SATA2/PCIE6_L1 contact to WWAN SATA3/PCIE6 L0 contact to WLAN |
| E-Dock | HDD | G14 UMA | M2 3042 2nd PCIe Lane for PCIe Cache | M2 3042 (HCA & SATA-Cache) | contact to WWAN |
| NA | mSATA | G14D_En | NA | M2 3030 WIGIG | contact to WLAN |
| NA | HDD | G14U_En | NA | NA | |





INTVTRMEN - INTEGRATED SUS 1.05V VRM
ENABLE
High - Enable Internal VRs
Low - Enable External VRs

ME_CLR1
Shunt
Open

TPM setting
Clear ME RTC Registers
Keep ME RTC Registers

CMOS_CLR1
Shunt
Open











CMOS setting
Clear CMOS
Keep CMOS





DELL CONFIDENTIAL/PROPRIETARY

| | |
|--------------------------|---------------------------|
| Compal Electronics, Inc. | |
| CPU (1/12) | |
| Doc Number | LA-A971P |
| Date | Wednesday, March 19, 2014 |
| Sheet | 6 of 46 |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.









| PCB | PCIE1 | PCIE2 | PCIE3 | PCIE4 | PCIE5 | PCIE6 |
|-----------|---------|-------|-------|-------|-------|-------------------------------|
| G12 UMA | SD card | NA | LOM | WLAN | WIGiG | M2 3042 (HCA & SATA-Cache) |
| G12 Entry | SD card | NA | LOM | WLAN | WIGiG | NA |
| G14 DSC | SD card | NA | LOM | WLAN | GPU | WIGiG |
| G14 UMA | SD card | NA | LOM | WLAN | WIGiG | M2 3042 (HCA & SATA-Cache) |
| G14D_En | SD card | NA | LOM | WLAN | GPU | WIGiG |
| G14U_En | SD card | NA | LOM | WLAN | WIGiG | NA |



DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

| | | | |
|-----------------|---------------------------|-------------------|---------|
| File | | CPU (2/12) | |
| Size | Document Number | Rev 0.1 | |
| LA-A971P | | | |
| Date: | Wednesday, March 19, 2014 | Sheet | 7 of 48 |



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


CPU (5/12)

LA-A971P


Size Document Number Rev 0.1

Date: Wednesday, March 18, 2014 Sheet 10 of 45

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



CFG STRAPS for CPU



| EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKE | |
|---|---|
| CFG0 | 1:(Default) Normal Operation; No stall 0:Lane Reversed |

| PCH/PCH LESS MODE SELECTION | |
|-----------------------------|---|
| CFG1 | 1:(Default) Normal Operation 0:Lane Reversed |

| SAFE MODE BOOT | |
|----------------|--|
| CFG10 | 1: POWER FEATURES ACTIVATED DURING RESET 0: POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED |

| NO SVID PROTOCOL CAPABLE VR CONNECTED | |
|---------------------------------------|--|
| CFG9 | 1: VRS support SVID protocol are present 0:No VR support SVID is present The chip will not generate(OR Respond to) SVID activity |


| ALLOW THE USE OF NOA ON LOCKED UNITS | |
|--------------------------------------|---|
| CFG8 | 1: Enable(Default): Noa will be disable in locked units and enable in un-locked 0:Disable Noa will be available pegrardless of the locking of the unit |

| Display Port Presence Strap | |
|-----------------------------|--|
| CFG4 | 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port |


DELL CONFIDENTIAL/PROPRIETARY

| | |
|---------------------------------|-----------------|
| Compal Electronics, Inc. | |
| CPU (8/12) | |
| Size | Document Number |
| LA-A971P | Rev 0.1 |
| Date: Wednesday, March 19, 2014 | Sheet 13 of 45 |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



- Package Daisy Chain:
- 1.B2-PKG-C1-PCB-C2-PKG-B3-PCB-A3-PKG-A4
 - 2.A62-PKG-A61-PCB-B61-PKG-B62-PCB-B63-PKG-A60
 - 3.AY60-PKG-AW61-PCB-AY61-PKG-AW62-PCB-AY62-PKG-AW63
 - 4.AW1-PKG-AW3-PCB-AY3-PKG-AW2-PCB-AY2-PKG-AV1



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU (9/12)

LA-A971P


Date: Wednesday, March 19, 2014 Sheet 14 of 45

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<-> DDR_A_DQS[0:7] <->
 <-> DDR_A_DQ[0:63] <->
 <-> DDR_A_DQS[0:7] <->
 <-> DDR_A_M[0:15] <->


Layout Note:
Place near JDIMM1




Layout Note:
Place near JDIMM1.203,204




Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket



<-> DDR3_DRAMRST# <-> 0.0402 5% <-> DDR3_DRAMRST#_CPU <->








DDR3L SODIMM ODT GENERATION





DELL CONFIDENTIAL/PROPRIETARY

| | |
|--------------------------|---------------------------|
| Compal Electronics, Inc. | |
| Part Number | LA-A971P |
| Version | 1.0 |
| Date | Wednesday, March 16, 2016 |
| Sheet | 18 of 48 |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

| | |
|---------------------------------|-----------------|
| Compal Electronics, Inc. | |
| HDD CONN | |
| Size | Document Number |
| LA-A971P | Rev 0.1 |
| Date: Wednesday, March 19, 2014 | Sheet 20 of 25 |



40 mils trace keep 20 mil spacing



40 mils trace keep 20 mil spacing






Goliad MLK should use DOCKED to control TPS22966
Huston 14"/15" use jumper









PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







| PCB | DP SWITCH |
|-----------|---------------|
| G12 UMA | PS8339+PS8338 |
| G12 Entry | PS8339 |
| G14 DSC | PS8339+PS8338 |
| G14 UMA | PS8339 |
| G14D_En | PS8339+PS8338 |
| G14U_En | PS8339 |



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

| | |
|---------------------------------|----------------|
| Compal Electronics, Inc. | |
| USH & TPM | |
| LA-A971P | Rev 0.1 |
| Date: Wednesday, March 18, 2014 | Sheet 27 of 48 |





please routing delay chain
 1. from UR1.38 (SD_D0) -> UR1.30 (SD_RCLK_P) -> UR3.4
 2. From UR1.37 (SD_D1) -> UR1.29 (SD_RCLK_N) -> UR3.1
 R231,R297,R306,R315,R333,R337 for EMI solution



20130726 SP070011L00 CIS Link OK

DELL CONFIDENTIAL/PROPRIETARY







Compal Electronics, Inc.

Card Reader

LA-A971P

Date: Wednesday, March 15, 2014 Sheet: 29 of 48

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

| | | | |
|----------|-----------------|-----|---|
| USB3.0 | | | |
| Rev | Document Number | Rev | 1 |
| LA-A971P | | | |
| Rev | Workorder | Rev | 1 |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

NFC on USH/B


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

| | | | |
|-------------------------------|---------------------------|--|----------------|
| DELL CONFIDENTIAL/PROPRIETARY | | | |
| Compal Electronics, Inc. | | | |
| NFC | | | |
| Size | Document Number | | Rev |
| | LA-A971P | | 0.1 |
| Date | Wednesday, March 19, 2014 | | Sheet 33 of 46 |







Touch Pad



Keyboard



RSMRST circuit



IO FFC

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|--------------------------------|
| DA300000200 | FFC 0VW LP-9591P REV0 W/B-20/B |
|-------------|--------------------------------|

8xDP TS Cable

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|----------------------------------|
| DC52C004000 | R-COMM SET 0VW MB-LCD-LED-CAM-TS |
|-------------|----------------------------------|

8xDP Cable

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|-------------------------------|
| DC52C004000 | R-COMM SET 0VW MB-LCD-LED-CAM |
|-------------|-------------------------------|

8 SATA Cable

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|-----------------------|
| DC52C004000 | R-COMM SET 0VW MB-HDD |
|-------------|-----------------------|

8 DC-IN Cable

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|--|
| DC50100M000 | CONN SET 0VW DCJACK-MB 20W1003-038110P |
|-------------|--|

8 RTC BATT

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|--|
| DC50100M000 | CONN SET 0VW DCJACK-MB 20W1003-038110P |
|-------------|--|

8 FAN

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|---------------------------------------|
| DC28A000800 | FAN SET DAQ00 DC5V AB740508B-HB3 A20A |
|-------------|---------------------------------------|

8 MEDIA Board FFC

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|--|
| NB00001C000 | FFC 6P G P0.5 PAD0.3 50MM MB-MEDIA/B 0VW |
|-------------|--|

8 MBTP FFC

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|---|
| NB00001C000 | FFC 15P G P0.5 PAD0.3 50MM MB-MBTP M000 0VW |
|-------------|---|

8 NFC Board FFC

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|--|
| NB00001C000 | FFC 15P G P0.5 PAD0.3 50MM MB-NFC M000 0VW |
|-------------|--|

8 USB Board FFC

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|---|
| NB00001C000 | FFC 20P G P0.5 PAD0.3 75MM MB-USB/B 0VW |
|-------------|---|

8 FP FFC

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|

| | |
|-------------|--|
| NB00001D100 | FFC 6P G P0.5 PAD0.3 75MM USB/B-PP 0VW |
|-------------|--|

8 Spk

| Part Number | Description |
|-------------|-------------|
|-------------|-------------|


| | |
|------------|-----------------------------|
| PK2000300L | SPK PACK 2.5W 2.0W 4 OHM PD |
|------------|-----------------------------|

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

| Compal Electronics, Inc. | |
|---------------------------|-----------------|
| Keyboard | |
| Size | Document Number |
| LA-A971P | Rev 0.1 |
| Date | Sheet |
| Wednesday, March 18, 2014 | 37 of 46 |

HDD LED solution for White LED



WLAN LED solution for White LED



POWER & INSTANT ON SWITCH



| LED Circuit Control Table | | |
|----------------------------------|---------------|---------|
| | SYS_LED_MASK# | LID_CL# |
| Mask All LEDs (Sniffer Function) | 0 | X |
| Mask Base MB LEDs (Lid Closed) | 1 | 0 |
| Do not Mask LEDs (Lid Opened) | 1 | 1 |


Fiducial Mark

FD1
X4
FIDUCIAL MARK-D


FD2
X4
FIDUCIAL MARK-D

FD3
X4
FIDUCIAL MARK-D


FD4
X4
FIDUCIAL MARK-D



Battery LED




Breath LED



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

| | |
|--------------------------|-----------------|
| Compal Electronics, Inc. | |
| PAD, LED | |
| Doc# | Document Number |
| LA-A971P | |
| Rev | Revision |
| 1.0 | 1.0 |



DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.


+DCIN

LA-A901P

Size








+1.5V_RUN
TDC 0.47 A
Peak Current 0.67 A

DELL CONFIDENTIAL/PROPRIETARY



| Compal Electronics, Inc. | | |
|--------------------------|---------------------------|----------------|
| +1.5V_RUN | | |
| Size | Document Number | Rev |
| | LA-A901P | 0.3 |
| Date | Wednesday, March 19, 2014 | Sheet 44 of 53 |

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPROMENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS




DELL CONFIDENTIAL/PROPRIETARY




| Compal Electronics, Inc. | | | |
|--------------------------|---------------------------|----------|----------|
| +VCC CORE | | | |
| Doc | Document Number | LA-A901P | |
| Date | Wednesday, March 19, 2014 | Sheet | 46 of 53 |

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Purpose: Trigger PROCHOT# when active battery is removed from system.
Allows EC to re-establish system performance for battery next in line.





961

Based on _RF Cheng. Hill
鄭智仁(11257) for PT 20131107



DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

| | | | |
|---------------------------------|-----------------|----------------------|---------|
| Compal Electronics, Inc. | | | |
| Title | | PROCESSOR DECOUPLING | |
| Size | Document Number | LA-A901P | Rev 0.3 |
| Date: Wednesday, March 19, 2014 | | Sheet 46 | of 53 |

Version Change List (P. I. R. List)

[illegible]

Version Change List (P. I. R. List)

| Item | Page# | Title | Date | Request Owner | Issue Description | Solution Description | Rev. |
|------|-------------|-------|------------|---------------|--|---|----------|
| 1 | 6 | HW | 2013/10/8 | COMPAL | Follow intel reference circuit. | Add CC100, RC300 on CPU pin AC4, net name is PM_TEST_RST | 0.2(X01) |
| 2 | 27 | HW | 2013/10/8 | COMPAL | Dell drop POA function. | Change JUSH1 from 26 pin to 20 pin, pin define follow E5 | 0.2(X01) |
| 3 | 36 | HW | 2013/10/8 | COMPAL | Dell drop POA function. | remove POA_WAKE# off page symbol remove POA_ON/OFF#,make UE2.B62 to be NC pin | 0.2(X01) |
| 4 | 22 | HW | 2013/10/9 | COMPAL | IC version changed. | VMM2320 circuit change: 1. UV8 from VMM2320 change to VMM 2330 (SA00007G800) 2. UV8 pin J3, E5 to +1.05V_RUN 3. VMM_SPI_WP# reserved RV517, 2.2K resistor PU to +3.3V_RUN_VMM 4. VMM_GPIO4,reserved RV518, 2.2K resistor PU to +3.3V_RUN_VMM 5. VMM_GPIO5 reserved RV519, 2.2K resistor PU to +3.3V_RUN_VMM 6. UV8 pin B5, B6 change to +3.3V_RUN_VMM 7. LP_CTL reserved RV516, 2.2K resistor PU to +3.3V_RUN_VMM 8. Depop RV73 | 0.2(X01) |
| 5 | 24 | HW | 2013/10/9 | COMPAL | correct HDMI schematic error. | swap HDMI LANE0 & LANE2 BUS | 0.2(X01) |
| 6 | 23 | HW | 2013/10/9 | COMPAL | Follow EMC suggestion | Change LI1,LI2,LI3,LI4,LI5,LI6,LI7,LI8,LI9,LV3,LV6,LV10,LV12,LV27 From SM070003K00 (S COM FI_CHILISIN CMMI21T-900Y-N) To SM070003Y00 (S COM FI_MURATA DLW21HN900HQ2L) | 0.2(X01) |
| 7 | 9 | HW | 2013/10/9 | COMPAL | reserved for S3 within 2s , system shutdown issue debug. | add RC26, reserved RC27. | 0.2(X01) |
| 8 | 36 | HW | 2013/10/9 | COMPAL | board ID change. | RE79 change to 130K | 0.2(X01) |
| 9 | 24 | HW | 2013/10/9 | COMPAL | SATA circuit issue | Swap mSATA P & N | 0.2(X01) |
| 10 | 36 | HW | 2013/10/14 | COMPAL | follow intel latest design guide. | pop RE56 and change from 8.2K to 10K , it's RESET_OUT# pull down resistor | 0.2(X01) |
| 11 | 7 | HW | 2013/10/16 | COMPAL | RF requirement. | add CC14, CC15 and move CC12, CC13 to behind the resistor (RC72) | 0.2(X01) |
| 12 | 20,23,31,32 | HW | 2013/10/17 | COMPAL | follow ESD recommend list. | change all ESD diode CPN change DI2, DI3, DI5, DV4 from SCA00001100(S ZEN ROW PJDL05C 3P C/A SOT23) to SC600001600(S DIO ROW AZC199-02S.R7G C/C SOT23 ESD) change DI1,DI6,DI4 from SC300002800(S DIO(BR) TVWDF1004AD0 DFN ESD) to SC300002C00(S DIO(BR) L05ESDL5V0NA-4 SLP2510P8 ESD) change DA1,DA2,DA3,DA6,DA7 from SCA00001L00(S ZEN ROW L30ESDL5V0C3-2 C/A SOT23 ESD) to SCA00002900(S ZEN ROW L03ESDL5V0CC3-2 C/A SOT-23 ESD) | 0.2(X01) |
| 13 | 38 | HW | 2013/10/17 | COMPAL | power doesn't split VPRO & NPRO BOM. | add RZ41, RZ42, reserve it for VPRO & NVPRO option. | 0.2(X01) |
| 14 | 39 | HW | 2013/10/17 | COMPAL | SSI design will cause LED behavior error. | QL1 Pin2,5 & QL2 Pin2 change from MASK_BASE_LEDS# to SYS_LED_MASK# | 0.2(X01) |

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

EE P.I.R (1/3)

LA-A971P

Wednesday, March 19, 2014

Sheet 00 of 70

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL EMC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

| Item | Page# | Title | Date | Request Owner | Issue Description | Solution Description | Rev. |
|------|--------------|-------|------------|---------------|---|---|----------|
| 15 | 20 | HW | 2013/10/17 | COMPAL | To solve Line-on HDD dirty shut down issue. | UZ8 Pin2 change from +3.3V_ALW to 3.3V_RUN | 0.2(X01) |
| 16 | 28, 36, 38 | HW | 2013/10/17 | COMPAL | follow Dell requirement. | Add back SUS_ON, change control pin from SUS_ON to SIO_SLP_S4# 1. UZ8.3 from SIO_SLP_S4# to SUS_ON 2. UE2.B23 - SUS_ON_EC , RPE10.2 - SUS_ON 3. add RE282, RE281, RE280, RE279 4. UE2.B9 - RUN_ON_EC | 0.2(X01) |
| 17 | 12 | HW | 2013/10/24 | COMPAL | add GPIO pin for DIMM quantity detection. | add DIMM_DET on UCI.U4? to replace PCH_GPIO48 ,Reserve RC302 &RC303 | 0.2(X01) |
| 18 | 6 | HW | 2013/10/24 | COMPAL | debug usage. | add RC301 | 0.2(X01) |
| 19 | 9 | HW | 2013/10/28 | COMPAL | reserve it to prevent PCH_PLTRST# floating when power on | add RC304, 100K pull down, on PCH_PLTRST#_EC | 0.2(X01) |
| 20 | 6, 7, 22, 28 | HW | 2013/10/23 | COMPAL | follow xtal vender suggest | 1 CC1 &CC2 change from 18PF to 3PF 2 CC8 & CC11 change from 18PF to 15PF 3 CL13 & CL14 change from 33PF to 27PF 4 RV81 change from 0 ohm to 2.2K & CV113 change to 18PF | 0.2(X01) |
| 21 | 23 | HW | 2013/10/29 | COMPAL | it's designed for E5 Goliad, E6 GMLK doesn't need. | remove RZ1 | 0.2(X01) |
| 22 | 30 | HW | 2013/10/29 | COMPAL | To solve WWAN can not detec issue. | Add RZ50, 100k pull up for WWAN_PWR_EN | 0.2(X01) |
| 23 | 12 | HW | 2013/10/29 | COMPAL | To solve backdrive issue. | Change TPM_PIRQ# pull up (RC247) to +3.3V_RUN from +3.3V_ALW_PCH | 0.2(X01) |
| 24 | 30 | HW | 2013/10/30 | COMPAL | Dell doesn't support MODPHY. | add PJP36, depop QZ6, QZ10, RZ16, RZ5, CZ25, CZ38 | 0.2(X01) |
| 25 | 7 | HW | 2013/11/2 | COMPAL | SMBUS Pull High | Add RN3&RN4 pull high to +3.3V_RUN for DDR_XDP_WAN_SMBDAT/SMBCLK | 0.2(X01) |
| 26 | 21 | HW | 2013/11/2 | COMPAL | EMC request. | Add RA42, RA43. | 0.2(X01) |
| 27 | 21 | HW | 2013/11/05 | COMPAL | follow vender suggestion. It's for 15KV ESD fail issue. | add CA12, CA13 change DA1, DA2, DA3, DA4 from GNDA to GND | 0.2(X01) |
| 28 | 12 | HW | 2013/11/05 | COMPAL | GPIO 14 is sus power well, it has risk to cause back drive. | move TPM_PIRQ# from PCH_GPIO14 to PCH_GPIO17, add T21 on PCH_GPIO14 | 0.2(X01) |
| 39 | 21 | HW | 2013/12/17 | COMPAL | follow vender suggest to solve "Bo" noise | 1.UA1 pin22 add RA45 0 ohm PU to +3.3V_RUN_AUDIO 2.UA1 pin21 add RA44 100k ohm to GND | 0.3(X01) |
| 40 | 22 | HW | 2013/12/17 | COMPAL | follow vender suggest | 1.RPC8 change from 2.2k to 10k 2.UCL1.F2 &RPC8.3 change name from I2C0_SDA to PCH_GPIO4 3.UCL1.F3 &RPC8.4 change name from I2C0_SCL to PCH_GPIO5 4.UCL1.G4 &RPC8.1 change name from I2C1_SDA_VMM to PCH_GPIO6 5.UCL1.F1 &RPC8.2 change name from I2C1_SCL_VMM to PCH_GPIO7 6.RPV2.1 connect to I2C1_SDA_VMM 8.RPV2.2 connect to I2C1_SCL_VMM 9.Depop RV516, CV116, CV117 | 0.3(X01) |

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

EE P.I.R (2/3)

LA-A971P

Wednesday, March 16, 2014

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Sheet 61 of 70

Version Change List (P. I. R. List)

| <i>Item</i> | <i>Page#</i> | <i>Title</i> | <i>Date</i> | <i>Request Owner</i> | <i>Issue Description</i> | <i>Solution Description</i> | <i>Rev.</i> |
|-------------|--------------|--------------|-------------|----------------------|-----------------------------------|---|-------------|
| 0 29 | 22 | HW | 2013/12/17 | COMPAL | To solve CRT display jitter issue | 1.LV23,LV25 change from BLM15AXI028N1D to BLM15PXI81SN1D 2.CV90,CVI01 change from 1uF to 10uF | 0.3(X01) |
| 30 | 22 | HW | 2013/12/17 | COMPAL | Base on Pre-PT RSMRST EA result | 1.POP RE88,UZ6,RE51 2. remove QZ12,RZ48,RZ49,RZ50 | 0.3(X01) |
| 31 | 22 | HW | 2013/12/17 | COMPAL | follow vender suggestion | 1. change LV22 , LV24 From SM01000N400 S SUPPRE_MURATA BLM15AXI028N1D 0402 To SM01000NO00 S SUPPRE_MURATA BLM15PXI81SN1D 0402 2. change CV82, CV94 from 1uF to 10uF 3. UV8 pin D3 from +1.05V_VMM_VDDTX to +1.05V_VMM_VDD. 4. UV8 Pin H3, E10, H11 change to NC 5. Change UV8 pin B5, B6 from +3.3V_RUN_VMM to +3.3V_RUN_VDDIO" | 0.3(X01) |
| 32 | 7 | HW | 2013/12/26 | COMPAL | RF recommend | Change CC12, CC13, CC14, CC15 from 16pF to 33pF | 0.3(X01) |
| C 33 | 7 | HW | 2013/12/27 | COMPAL | Intel recommend | Change RC33, RC34 from 1k to 499 ohm | 0.3(X01) |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| B | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| A | | | | | | | |

DELL CONFIDENTIAL/PROPRIETARY

Proprietary Note: This sheet of engineering drawing and specifications contains confidential trade secret and other proprietary information of dell inc. ("dell"). this document may not be transferred or copied without the express written authorization of dell. in addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without dell's express written consent.

Compal Electronics, Inc.

 EE P.I.R (3/3)

LA-A971P

| | | |
|--|------------------------|-----------------------|
| File | | Rev |
| | | EE P.I.R (3/3) |
| Size | Document Number | Rev |
| | | 0.3 |
| Date: Wednesday, March 16, 2014 | | Sheet |
| | | of |
| | | 70 |